Infineon CY8C4147AXI-S475, 32 bit ARM Cortex M0, CY8C4147 Microcontroller, 48 MHz, 128kB FLASH, 64-Pin TQFP

This image is representative of the product range

Bulk discount available

Subtotal 10 units (supplied in a tray)*

SGD78.20

(exc. GST)

SGD85.20

(inc. GST)

Add to Basket
Select or type quantity
In Stock
  • 180 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
10 - 24SGD7.82
25 - 99SGD7.14
100 - 249SGD6.45
250 +SGD5.93

*price indicative

Packaging Options:
RS Stock No.:
176-9000P
Mfr. Part No.:
CY8C4147AXI-S475
Manufacturer:
Infineon
Find similar products by selecting one or more attributes.
Select all

Brand

Infineon

Product Type

Microcontroller

Series

CY8C4147

Package Type

TQFP

Mount Type

Surface

Pin Count

64

Device Core

ARM Cortex M0

Data Bus Width

32bit

Program Memory Size

128kB

Maximum Clock Frequency

48MHz

RAM Size

16kB

Maximum Supply Voltage

5.5V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Height

1.45mm

Analogue Comparators

2

Length

14.05mm

Standards/Approvals

No

Number of Programmable I/Os

54

Width

14.05 mm

Minimum Supply Voltage

1.71V

Number of Timers

1

Program Memory Type

FLASH

Instruction Set Architecture

Thumb-2

Automotive Standard

No

ADCs

2 x 10/12 Bit

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200_BL product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low Energy (BLE), also known as Bluetooth Smart, radio and subsystem (BLESS).

Four opamps with reconfigurable high-drive external and high-bandwidth internal drive, Comparator modes, and ADC input buffering capability Can operate in Deep Sleep mode.

Four programmable logic blocks called universal digital blocks, (UDBs), each with eight macrocells and data path

Cypress-provided peripheral component library, user-defined state machines, and Verilog input

Power Management:

Active mode: 1.7 mA at 3-MHz flash program execution

Deep Sleep mode: 1.5 μA with watch crystal oscillator