DSPIC33EP256MC204-I/PT Microchip DSPIC33EP256MC204, 16bit Digital Signal Processor 70MHz 256 kB Flash 44-Pin TQFP

Subtotal (1 tray of 160 units)*

SGD974.40

(exc. GST)

SGD1,062.40

(inc. GST)

Add to Basket
Select or type quantity
Stock information currently inaccessible
Units
Per unit
Per Tray*
160 +SGD6.09SGD974.40

*price indicative

RS Stock No.:
177-3513
Mfr. Part No.:
DSPIC33EP256MC204-I/PT
Manufacturer:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Maximum Frequency

70MHz

Series

DSPIC33EP256MC204

Device Million Instructions per Second

70MIPS

Data Bus Width

16bit

RAM Size

32 kB

Instruction Set Architecture

Harvard

Program Memory Size

256 kB

Program Memory Type

Flash

Numeric and Arithmetic Format

ALU

Mounting Type

Surface Mount

Package Type

TQFP

Pin Count

44

Number of UART Channels

2

Timers

2 x 32-bit, 5 x 16-bit

Number of I2C Channels

2

Number of Timers

2

ADCs

1 (9 x 12 bit)

Length

10mm

Number of ADC Units

1

Automotive Standard

AEC-Q100

Height

1.05mm

PWM Channels

6

Number of SPI Channels

2

Timer Resolution

16 bit, 32bit

Number of PWM Units

3

Dimensions

10 x 10 x 1.05mm

Pulse Width Modulation

3 (6 x 16 bit)

Maximum Operating Temperature

+85 °C

ADC Resolution

12bit

ADC Channels

9

Minimum Operating Temperature

-40 °C

PWM Resolution

16bit

Width

10mm

Microchip’s dsPIC33E family of digital signal controllers (DSCs) features a 70 MIPS dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation, have a great range and extended life. They can be used to control brushless DC, permanent magnet synchronous, AC induction and stepper motors. These devices are also ideal for high-performance general purpose applications.

Operating Conditions
3.0V to 3.6V, -40ºC to +125ºC, DC to 60 MIPS
3.0V to 3.6V, -40ºC to +85ºC, DC to 70 MIPS
dsPIC33E Core
Modified Harvard Architecture
C Compiler Optimized Instruction Set
16-bit Wide Data Path
24-bit Wide Instructions
16x16 Integer Multiply Operations
32/16 and 16/16 Integer Divide Operations
11 Additional Instructions
Two 40-bit Accumulators with Rounding and Saturation Options

For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.


Related links