Nexperia HEF4093BT,652, 4 2-Input NAND Schmitt Trigger Input Logic Gate, 14-Pin SOIC

This image is representative of the product range

Bulk discount available

Subtotal (1 tube of 57 units)*

SGD15.333

(exc. GST)

SGD16.701

(inc. GST)

Add to Basket
Select or type quantity
Being discontinued
  • 399 left, ready to ship from another location
  • Final 12,825 unit(s) shipping from 26 January 2026
Units
Per unit
Per Tube*
57 - 57SGD0.269SGD15.33
114 - 228SGD0.256SGD14.59
285 - 513SGD0.243SGD13.85
570 - 1083SGD0.231SGD13.17
1140 +SGD0.219SGD12.48

*price indicative

RS Stock No.:
124-2313
Mfr. Part No.:
HEF4093BT,652
Manufacturer:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Product Type

Logic Gate

Logic Function

NAND

Mount Type

Surface

Number of Elements

4

Number of Inputs per Gate

2

Schmitt Trigger Input

Yes

Package Type

SOIC

Pin Count

14

Logic Family

4000

Input Type

Schmitt Trigger

Maximum Propagation Delay Time @ CL

185ns

Maximum High Level Output Current

-4.2mA

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

125°C

Height

1.45mm

Standards/Approvals

JEDEC JESD 13-B

Width

4 mm

Length

8.75mm

Series

HEF4093B

Maximum Supply Voltage

15V

Minimum Supply Voltage

3V

Maximum Low Level Output Current

4.2mA

Automotive Standard

No

COO (Country of Origin):
TH
The HEF4093B is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches at different points for positive-going and negative-going signals. The difference between the positive voltage (VT+) and the negative voltage (VT-) is defined as hysteresis voltage (VH). It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input.

Key features and benefits

Mixed 5 V and 3.3 V applications

Reduce time to market for complex designs

Save board space

Open-drain output options

Improved signal integrity for complex layouts

Wide supply voltage range

Low propagation delay

Overvoltage tolerant options

Low input threshold options

CMOS low power

Related links