ON Semiconductor NB6L14MMNGEVB, Clock-Data Fanout Buffer Evaluation Board for NB6L14MMNG

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The NB6L14M is a 3.0GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as CML, LVCMOS, LVTTL, CML, or LVDS logic levels. The 16mA differential CML outputs provide matching internal 50-ohm terminations and produce 400mV output swings when externally terminated with a 50-ohm resistor to VCC. The VREFAC reference output can be used to rebias capacitor-coupled differential or single-ended input signals. The 1:4 fanout design was optimized for low output skew applications. The NB6L14M is a member of the ECLinPS MAX family of high performance clock and data management products.

Specifications
Attribute Value
Clock/Timer Function Clock-Data Fanout Buffer
Kit Classification Evaluation Board
Featured Device NB6L14MMNG
Temporarily out of stock - back order for despatch 18/09/2020, delivery within 4 working days from despatch date
Price Each
Was SGD951.57
SGD 770.16
(exc. GST)
SGD 824.07
(inc. GST)
units
Per unit
1 +
SGD770.16
Related Products
The Microchip PIC32 Audio DAC Daughter Board is ...
Description:
The Microchip PIC32 Audio DAC Daughter Board is a high-performance stereo digital-to-analogue converter (DAC) board for selected PIC32 hardware development platforms. This board is suitable for adding audio output capabilities to the PIC32 Bluetooth Starter Kit (Microchip part DM320018) and ...
The NB3N3020DTG is a high precision, low phase ...
Description:
The NB3N3020DTG is a high precision, low phase noise selectable clock multiplier. The device takes a 5 - 27 MHz fundamental mode parallel resonant crystal or a 2 - 210 MHz LVCMOS single ended clock source and generates a differential ...
The Si5317-EVB is intended for evaluating the high-performance ...
Description:
The Si5317-EVB is intended for evaluating the high-performance Si5317, 1:1 jitter-attenuating clock cleaner. Third generation DSPLL technology provides a PLL solution eliminating the need for an external voltage controlled crystal oscillator and loop filters. No software requiredDSPLL loop bandwidth is ...
The ClockBuilder Pro Field Programmer when used with ...
Description:
The ClockBuilder Pro Field Programmer when used with ClockBuilder Pro software, makes it simple for systems designers to develop, program and debug any Si534x or Si538x clock device “in-system”, or in one of the convenient QFN sockets. The field programmer ...