TVP5146M2PFP, Video Decoder CVBS, NTSC, PAL, SECAM, S-Video 4-Channel 11bit- 3.3 V 80-Pin PQFP

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Video Decoder, Texas Instruments

A range of Multi-standard Digital Video Decoders from Texas Instruments.

Video, Texas Instruments

Specifications
Attribute Value
Number of ADCs 4
Standard Input Type CVBS, NTSC, PAL, S-Video, SECAM
ADC/DAC Resolution 11bit
Power Supply Type Single
Typical Operating Supply Voltage 3.3 V
Mounting Type Surface Mount
Package Type PQFP
Pin Count 80
Dimensions 12.2 x 12.2 x 1.05mm
Length 12.2mm
Width 12.20mm
Height 1.05mm
Maximum Operating Temperature +70 °C
Minimum Operating Temperature 0 °C
50 In stock for delivery within 4 working days
Price Each
SGD 9.30
(exc. GST)
SGD 9.95
(inc. GST)
units
Per unit
1 - 9
SGD9.30
10 - 19
SGD8.99
20 - 49
SGD8.69
50 - 249
SGD8.41
250 +
SGD8.13
Related Products
The MCP3913 device is a 3V six-channel Analog ...
Description:
The MCP3913 device is a 3V six-channel Analog Front End (AFE, containing six synchronous sampling delta-sigma ADCs, six PGAs, phase delay compensation block, low-drift internal voltage reference, digital offset and gain error calibration registers, and high-speed 20 MHz SPI compatible ...
The SY89833AL is a lower noise version of ...
Description:
The SY89833AL is a lower noise version of the SY89833L 3.3V, high-speed 2GHz Low Voltage Differential Swing (LVDS) 1:4 fanout buffer. Within device skew is guaranteed to be less than 20ps over supply voltage and temperature. The differential input buffer ...
The Microchip Technology Atmel family, TQFP package, surface ...
Description:
The Microchip Technology Atmel family, TQFP package, surface mount, 100-pin, high performance, a high-density complex programmable logic device (CPLD) is an electrically erasable device. It has a voltage rating between 3.3V and 5V. The (CPLD) is designed with 128 logic ...
The HEF4013B is a dual D-type flip-flop that ...
Description:
The HEF4013B is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input (CD), clock input (CP) and outputs (Q, Q). Data is accepted when CP is LOW and is transferred to the output on the positive-going edge ...