Silicon Labs Si53341-B-GM Clock Buffer 0 → 200 MHz 16-Pin QFN

  • RS Stock No. 173-2716
  • Mfr. Part No. SI53341-B-GM
  • Manufacturer Silicon Labs
Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): TW
Product Details

Si5334x Fanout Clock Buffers

The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance.

Features

Ultra-low additive jitter: 50 fs RMS
Built-in LDOs for high PSRR performance and a reduction in external components
Up to 10 LVDS outputs (model dependent)
Multi-format inputs: LVPECL, Low-power LVPECL, LVDS, CML, HCSL, LVCMOS
Wide frequency range: DC to 200 MHz, 725 MHz or 1250 MHz (model dependent)
Output enable
Compatible with Si534x Clocks and Si5xx Oscillators

Specifications
Attribute Value
Number of Elements per Chip 4
Maximum Supply Current 140 mA
Maximum Input Frequency 200MHz
Mounting Type Surface Mount
Package Type QFN
Pin Count 16
Dimensions 3 x 3 x 0.85mm
Length 3mm
Width 3mm
Height 0.85mm
Maximum Operating Supply Voltage 3.63 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 200MHz
Minimum Operating Supply Voltage 2.97 V
Minimum Output Frequency 0MHz
Minimum Operating Temperature -40 °C
Temporarily out of stock - back order for despatch when stock is available
Price Each (In a Tray of 490)
SGD 1.714
(exc. GST)
SGD 1.834
(inc. GST)
units
Per unit
Per Tray*
490 +
SGD1.714
SGD839.86
*price indicative
Related Products
Clock Buffers from Texas Instruments combine low additive ...
Description:
Clock Buffers from Texas Instruments combine low additive jitter and skew with highly flexible input/output formats which make it easy to distribute clock signals.
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...
The SY54020AR is a Fully differential, low voltage ...
Description:
The SY54020AR is a Fully differential, low voltage 1.2 V/1.8 V/ 2.5 V CML 1:4 Fanout Buffer with active-low Enable (/EN). The Enable is synchronous so that the outputs will only be enable/disabled when they are already in the LOW ...