Silicon Labs Si53342-B-GM Clock Buffer 0 → 1250 MHz 24-Pin QFN

  • RS Stock No. 126-4892
  • Mfr. Part No. Si53342-B-GM
  • Manufacturer Silicon Labs
Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Si5334x Fanout Clock Buffers

The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance.

Features

Ultra-low additive jitter: 50 fs RMS
Built-in LDOs for high PSRR performance and a reduction in external components
Up to 10 LVDS outputs (model dependent)
Multi-format inputs: LVPECL, Low-power LVPECL, LVDS, CML, HCSL, LVCMOS
Wide frequency range: DC to 200 MHz, 725 MHz or 1250 MHz (model dependent)
Output enable
Compatible with Si534x Clocks and Si5xx Oscillators

Specifications
Attribute Value
Number of Elements per Chip 6
Maximum Supply Current 80 mA
Maximum Input Frequency 200MHz
Mounting Type Surface Mount
Package Type QFN
Pin Count 24
Dimensions 4 x 4 x 0.85mm
Length 4mm
Width 4mm
Height 0.85mm
Maximum Operating Supply Voltage 3.63 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 1250MHz
Minimum Operating Supply Voltage 2.97 V
Minimum Operating Temperature -40 °C
Minimum Output Frequency 0MHz
Temporarily out of stock - back order for despatch 28/09/2020, delivery within 4 working days from despatch date
Price Each (In a Pack of 5)
SGD 3.09
(exc. GST)
SGD 3.31
(inc. GST)
units
Per unit
Per Pack*
5 - 20
SGD3.09
SGD15.45
25 - 45
SGD2.808
SGD14.04
50 - 95
SGD2.576
SGD12.88
100 - 195
SGD2.38
SGD11.90
200 +
SGD2.206
SGD11.03
*price indicative
Packaging Options:
Related Products
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...
The SY54020AR is a Fully differential, low voltage ...
Description:
The SY54020AR is a Fully differential, low voltage 1.2 V/1.8 V/ 2.5 V CML 1:4 Fanout Buffer with active-low Enable (/EN). The Enable is synchronous so that the outputs will only be enable/disabled when they are already in the LOW ...
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...