SN74LV4053APW Texas Instruments, Multiplexer Triple 2:1, 3 V, 5 V, 16-Pin TSSOP

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): MY
Product Details

74LV Family, Texas Instruments

Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LV Family

Specifications
Attribute Value
Configuration Triple 2:1
Package Type TSSOP
Mounting Type Surface Mount
Typical Single Supply Voltage 3 V, 5 V
Switch Type Analogue Multiplexer
Pin Count 16
Power Supply Type Single
Input Signal Type Single Ended
Output Signal Type Single Ended
Minimum Operating Temperature -40 °C
Maximum Operating Temperature +85 °C
Number of Channels per Chip 3
Multiplexer Architecture 2:1
Dimensions 5 x 4.4 x 1.15mm
Length 5mm
Height 1.15mm
Width 4.4mm
Price Each (In a Tube of 90)
SGD 0.403
(exc. GST)
SGD 0.431
(inc. GST)
units
Per unit
Per Tube*
90 +
SGD0.403
SGD36.27
*price indicative
Due to temporarily constrained supply, RS is unable to accept backorders at this time
Related Products
A range of RS-232 Line Transceivers which meet ...
Description:
A range of RS-232 Line Transceivers which meet or exceed the requirements of the TIA/EIA-232-F and ITU v.28 standards. These devices generally include ESD protection of up to ±15 kV (Human-Body Model), ±8 kV (Contact Discharge) and most incorporate charge ...
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
LVDS Transmitters for use with 24-bit FPD (Flat ...
Description:
LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz. LVCMOS/LVTTL inputs3.3V Low-power operationPLL transmitter data clockComplies with TIA/EIA-644 LVDS standard.
LVDS Transmitters for use with 24-bit FPD (Flat ...
Description:
LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz. LVCMOS/LVTTL inputs3.3V Low-power operationPLL transmitter data clockComplies with TIA/EIA-644 LVDS standard.