Analog Devices ADN4668ARZ, LVDS Receiver Quad CMOS, TTL, 16-Pin, SOIC

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

LVDS Line Receivers, Analog Devices

LVDS Communication

Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables.

Applications: Firewire, SATA, SCSI

Specifications
Attribute Value
Number of Drivers 4
Input Type LVDS
Output Type CMOS, TTL
Transmission Data Rate 400Mbps
Number of Elements per Chip 4
Mounting Type Surface Mount
Package Type SOIC
Pin Count 16
Differential Input High Threshold Voltage 0mV
Differential Input Low Threshold Voltage -100mV
Dimensions 10 x 4 x 1.5mm
Height 1.5mm
Length 10mm
Maximum Operating Supply Voltage 3.3 V
Maximum Operating Temperature +85 °C
Width 4mm
Minimum Operating Supply Voltage 3 V
Minimum Operating Temperature -40 °C
Temporarily out of stock - back order for despatch 30/10/2020, delivery within 4 working days from despatch date
Price Each (In a Tube of 48)
SGD 3.63
(exc. GST)
SGD 3.88
(inc. GST)
units
Per unit
Per Tube*
48 +
SGD3.63
SGD174.24
*price indicative
Related Products
A range of Differential line receivers for balanced ...
Description:
A range of Differential line receivers for balanced or unbalanced digital data transmission via LVDS networks fromTexas Instruments. Applications: Firewire, SATA, SCSI.
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
LVDS Transmitters for use with 24-bit FPD (Flat ...
Description:
LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz. LVCMOS/LVTTL inputs3.3V Low-power operationPLL transmitter data clockComplies with TIA/EIA-644 LVDS standard.