Texas Instruments DS90LV048ATMTC/NOPB, LVDS Receiver Quad LVTTL, 3 → 3.6 V, 16-Pin, TSSOP

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Differential Line Drivers and Receivers (LVDS PHY), Texas Instruments

LVDS Communication

Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables.

Applications: Firewire, SATA, SCSI

Specifications
Attribute Value
Number of Drivers 4
Input Type LVDS
Output Type LVTTL
Transmission Data Rate 400Mbps
Number of Elements per Chip 4
Mounting Type Surface Mount
Package Type TSSOP
Pin Count 16
Differential Input High Threshold Voltage 0mV
Differential Input Low Threshold Voltage -100mV
Dimensions 5 x 4.4 x 0.9mm
Height 0.9mm
Length 5mm
Maximum Operating Supply Voltage 3.6 V
Width 4.4mm
Maximum Operating Temperature +85 °C
Minimum Operating Temperature -40 °C
Minimum Operating Supply Voltage 3 V
30 In stock for delivery within 3 working days
Price Each (In a Pack of 5)
SGD 4.332
(exc. GST)
SGD 4.635
(inc. GST)
units
Per unit
Per Pack*
5 - 20
SGD4.332
SGD21.66
25 - 95
SGD3.476
SGD17.38
100 - 245
SGD2.624
SGD13.12
250 - 495
SGD2.548
SGD12.74
500 +
SGD2.428
SGD12.14
*price indicative
Due to temporarily constrained supply, RS is unable to accept backorders at this time
Packaging Options:
Related Products
LVDS Transmitters for use with 24-bit FPD (Flat ...
Description:
LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz. LVCMOS/LVTTL inputs3.3V Low-power operationPLL transmitter data clockComplies with TIA/EIA-644 LVDS standard.
A range of Differential line receivers for balanced ...
Description:
A range of Differential line receivers for balanced or unbalanced digital data transmission via LVDS networks fromTexas Instruments. Applications: Firewire, SATA, SCSI.
LVDS Transmitters for use with 24-bit FPD (Flat ...
Description:
LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz. LVCMOS/LVTTL inputs3.3V Low-power operationPLL transmitter data clockComplies with TIA/EIA-644 LVDS standard.
A range of Differential line receivers for balanced ...
Description:
A range of Differential line receivers for balanced or unbalanced digital data transmission via LVDS networks fromTexas Instruments. Applications: Firewire, SATA, SCSI.