CDC329AD, NULL, 16-Pin SOIC

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): MY
Product Details

Clock Buffers, Texas Instruments

Clock Buffers from Texas Instruments combine low additive jitter and skew with highly flexible input/output formats which make it easy to distribute clock signals.

Clock Generators/Buffers

Specifications
Attribute Value
Mounting Type Surface Mount
Package Type SOIC
Pin Count 16
Dimensions 9.9 x 3.91 x 1.58mm
Length 9.9mm
Width 3.91mm
Height 1.58mm
Maximum Operating Supply Voltage 5.25 V
Minimum Operating Temperature -40 °C
Maximum Operating Temperature +85 °C
Minimum Operating Supply Voltage 4.75 V
Price Each (In a Tube of 40)
SGD 13.30
(exc. GST)
SGD 14.23
(inc. GST)
units
Per unit
Per Tube*
40 +
SGD13.30
SGD532.00
*price indicative
Due to temporarily constrained supply, RS is unable to accept backorders at this time
Related Products
The SY89833AL is a lower noise version of ...
Description:
The SY89833AL is a lower noise version of the SY89833L 3.3V, high-speed 2GHz Low Voltage Differential Swing (LVDS) 1:4 fanout buffer. Within device skew is guaranteed to be less than 20ps over supply voltage and temperature. The differential input buffer ...
A Direct Digital Synthesizer (DDS) is versatile device ...
Description:
A Direct Digital Synthesizer (DDS) is versatile device are used for the creation of arbitrary analogue waveforms from a fixed-frequency reference clock. They can be used in many application areas such as signal generation, communication systems, function generators and sound ...
High-Speed CMOS LogicOperating Voltage 4.5 to 5.5 VCompatibility: ...
Description:
High-Speed CMOS LogicOperating Voltage 4.5 to 5.5 VCompatibility: Input TTL, Output CMOS.
The Silicon Labs Si5334x family are LVDS Fanout ...
Description:
The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance. Ultra-low additive jitter: 50 fs RMSBuilt-in LDOs for high PSRR performance and a ...